Final Program

2022 23rd International Symposium on

QUALITY ELECTRONIC DESIGN

April 6-7, 2022 Virtual Conference California Pacific Daytime San Jose, CA USA

Electron

OCIETY

International Society for Quality Electronic Design Copyright© ISQED . All rights reserved. www.ISQED.com

ISQED ()

ReliabilitySociety

Corporate Sponsors

Synopsys[®] Silicon to Software[™]

SIEMENS

Technical Sponsors









ISQED'22 is produced and sponsored by the International Society for Quality Electronic Design Copyright © 2022 All rights reserved

WELCOME TO ISQED'22

On behalf of the ISQED conference and technical committees, we are pleased to welcome you to the 23nd anniversary of the International Symposium on Quality Electronic Design, ISQED'22.

For the past 23 years, ISQED has been the leading voice and pioneer in Quality Electronic Design (QED). With the drastic increase in complexity of semiconductor technology and design, following QED and its underlying principles are becoming more necessary and essential as never before. ISQED'22 strives to lead the community in that direction with a comprehensive program consisting of keynotes, panel, tutorials, and over 100 peer-reviewed articles.

The conference is conducted in a virtual format this year, with the technical sponsorship of the IEEE Electron Devices Society, the IEEE Circuits and Systems Society, IEEE Reliability Society, and in-cooperation with ACM/SigDA. Conference proceedings & papers will be published in IEEE Xplore digital library and indexed by Scopus.

ISQED'22 is organized around the important trends in AI/ML, Autonomous Vehicles, Security, IoT, and Quantum Computing. The conference program consists of two keynote talks, two embedded tutorials, a panel discussion, and many peer-reviewed technical papers with focus on these timely and hot topics.

We are pleased to see the number of quality papers submitted to the conference this year. The two-day technical program with four parallel sessions packs over 90 peer-reviewed papers highlighting the latest trends in electronic circuit and system design & automation, testing, verification, sensors, security, semiconductor technologies, cyber-physical systems, etc.

All technical presentations, plenary sessions, panel discussions, tutorials and related events will take place on April 6-7, conducted virtually, at Pacific Daylight Time (PDT).

We would like to thank the ISQED'22 corporate sponsors: Synopsys, Siemens EDA, and Innovotek for their valuable financial support of this conference. Welcome to another exciting year of ISQED and thanks for your support and participation.

General Chair Kurt Schwartz Micron Technology

Special Sessions Chair *Hossein Sayadi* California State University, Long Beach

Tutorials Chair José Pineda de Gyvez NXP

Panels Co-Chair *Siddha Ganju* NVIDIA **Program Chair** *Sara Tehranipoor* Santa Clara University

Special Sessions Co-Chair Prabha Sundaravadivel University of Texas at Tyler

Tutorials Co-Chair Yu Pu Alibaba

Publication Chair Paul Wesling Hewlett Packard (retired) Program Co- Chair Cindy Yi Virginia Tech

Special Sessions Co-Chair Mimi Xie The University of Texas at San Antonio

Panels Chair Shigeki Tomishima, Intel Corporation

ISQED Founder & Chair Ali A. Iranmanesh Silicon Valley Polytechnic Institute

ISQED'22 Best Papers

<u>1A.1</u>

Hybrid Learning for Orchestrating Deep Learning Inference in Multi-user Edge-cloud Networks

Sina Shahhosseini¹, Tianyi Hu¹, Dongjoo Seo1, Anil Kanduri², Bryan Donyanavard³, Amir M. Rahmani1, Nikil Dutt¹ ¹ University of California, Irvine, ² University of Turku, Finland, ³ San Diego State University

<u>3A.1</u> A Parallel SystemC Virtual Platform for Neuromorphic Architectures Melvin Galicia, Farhad Merchant and Rainer Leupers Institute for Communication Technologies and Embedded Systems RWTH Aachen University, Aachen, Germany

Authors of best papers are acknowledged during the morning plenary session on Wednesday April 6.

ISQED'22 Organizing Committee

General Chair *Kurt Schwartz* Micron Technology

Tutorials Chair José Pineda de Gyvez NXP Semiconductors

Panel Chair Shigeki Tomishima Intel Corporation

Special Sessions Co-Chair Prabha Sundaravadivel UT Tyler **Program Chair** Sara Tehranipoor Santa Clara University

Tutorials Co-Chair *Yu Pu* Alibaba

Panel Co-Chair Siddha Ganju NVIDIA

Japan Chair

Masahiro Fujita

Special Sessions Co-Chair Mimi Xie The University of Texas at San Antonio **Program Co-Chair** *Cindy Yi* Virginia Tech

Publication Chair Paul Wesling Hewlett Packard (retired)

Special Sessions Chair *Hossein Sayadi* California State University, Long Beach

Plenary Chair *Ali A. Iranmanesh* Silicon Valley Polytechnic Inst.

GLOBAL REPRESENTATIVES

Europe Chair *George P. Alexiou* University of Patras and RA-CTI, Patras, Greece

China Chair *Gaofeng Wang* Hangzhou Dianzi University **Brazil & South America Chair** *Fabiano Passuelo Hessel* Pontificia Universidade Catolica do Rio do Sul, Brazil

Shih-Hsu Huang Chung Yuan Christian University

Taiwan Chair

niversity University of Tokyo TECHNICAL PROGRAM COMMITTEES

Kurt Schwartz, Micron Technology (General Chair) Sara Tehranipoor, Santa Clara University (Program Chair) Cindy Yi, Virginia Tech (Program Co-Chair)

Cognitive Computing Hardware (CCH)

Deliang Fan, Arizona State University (Chair) Zhen Zhou, Intel Corp (Co-Chair)

Committee Members: Divya Akella Kamakshi - Mythic Inc. Hongyu An - Michigan Technological University Caiwen Ding - University of Connecticut Xin Fu - University of Houston Miao Hu - Tetramem Inc. Hyeran Jeon - University of California Merced Doo Seok Jeong - Hanyang University Hao Jiang - San Francisco State University Omid Kavehei - The University of Sydney Xue Lin - Northeastern University Ishan Thakkar - University of Kentucky Yang (Cindy) Yi - Virginia Tech

TECHNICAL PROGRAM COMMITTEES

(continued)

Electronic Design Automation Tools and Methodologies (EDA)

<u>Srinivas Katkoori, University of South Florida (Chair)</u> Srini Krishnamoorthy, Intel Corp. (Co-Chair)

Committee Members: Dhruva Ghai - ORIENTAL UNIVERSITY INDORE Xinfei Guo - Shanghai Jiao Tong University Shih-Hsu Huang - Chung Yuan Christian University Sheikh Ariful Islam - University of Texas Rio Grande Valley Anand Iver - Microsoft Yu-Min Lee - National Yang Ming Chiao Tung University **Rung-Bin Lin - Yuan Ze University Bin Lin - Cadence Design Systems** Ofelva Manukvan - CAD/EDA R&D, Synopsys Rajeev Murgai - Synopsys India Pvt. Ltd. Siddhartha Nath - Synopsys Inc. Murthy Palla - Synopsys Inc. Chidhambaranathan Rajamanikkam - Synopsys Inc **Andre Reis - UFRGS** Emre Salman - Stony Brook University Takashi Sato - Kyoto University Jia Wang - Illinois Institute of Technology Hua Xiang - IBM Research Rui Zhang - Cadence Design Systems

Design Test and Verification (DTV)

Fei Su, Intel (Chair) Deepashree Sengupta, Synopsys Inc. (Co-Chair) Miroslav N. Velev, Aries Design Automation (Co-Chair)

Committee Members: George Alexiou - Univ. Of PATRAS Serge Demidenko - Sunway University Michael Hsiao - Virginia Tech Chrysovalantis Kavousianos - University of Ioannina Dimitris Nikolos - University of Patras Ernesto Sanchez - Politecnico di Torino Yiorgos Tsiatouhas - University of Ioannina Arnaud Virazel - LIRMM

System-level Design and Methodologies (SDM)

Shiyan Hu, University of Southampton (Chair) Bo Yuan, Rutgers University (Co-Chair)

Committee Members: Sourav Das - Intel Corporation Fabiano Hessel - PUCRS Selcuk Kose - University of Rochester Hana Kubatova - CTU in Prague Carlos Moratelli - UFSC Antonio Nunez - University of Las Palmas GC Bassel Soudan - University of Sharjah

TECHNICAL PROGRAM COMMITTEES

(continued)

<u>Circuit Design, 3D Integration and Advanced Packaging (ICAP)</u> Raviprakash Rao, Texas Instruments (Chair) Harsh Patel, AMD (Co-Chair) Payman Zarkesh-Ha, University of New Mexico (Co-Chair)

Committee Members: Ali Afzali-Kusha - University of Tehran Divva Akella Kamakshi - Mvthic Inc. Iraklis Anagnostopoulos - Southern Illinois University Carbondale Karan Bhatia - Texas Instruments, Inc. Paulo Butzen - Universidade Federal do Rio Grande Sul Yuanging Cheng - Beihang University Minki Cho - Intel Corp. Shomit Das - AMD Marshnil Dave - Lion Semiconductor Mike DiRenzo - Texas Instruments **Md Amimul Ehsan - Intel Corporation** Vittorio Ferrari - University of Brescia Tobias Gemmeke - RWTH Aachen University Patrick Girard - LIRMM / CNRS Na Gong - University of South Alabama Srinivasan Gopal - Broadcom Zhong Guan - UC Santa Barbara Ankur Guha Roy - Broadcom Inc. Ankush Gupta - Texas Instruments Jos Huisken - Eindhoven University of Technology Rouwaida Kanj - American University of Beirut Dae Hyun Kim - Washington State University **Rakesh Kumar - Ampere Computing** Joshua Lee - Institute of Microelectronics (A*STAR) Jin-Fu Li - National Central University **Rakeshkumar Mahto - California State University** Hassan Mostafa - Zewail City of Science and Technology / Cairo University Shreepad Panth - Altera Corporation, An Intel Company Jose Pineda de Gyvez - NXP Semiconductors Libor Rufer - University of Grenoble-Alpes Thilo Sauter - Danube University Krems Abhronil Sengupta - The Pennsylvania State University Ali Shahi - GlobalFoundries Prabha Sundaravadivel - University of Texas at Tyler Vishnoi Upasna - Marvell Semiconductor Inc. **Jianyong Xie - Intel**

Special Sessions (SS) Hossein Sayadi, California State University, Long Beach (Chair) Prabha Sundaravadivel, University of Texas at Tyler (Co-Chair) Mimi Xie, The University of Texas at San Antonio (Co-Chair)

WIP - Work in Progress

Kurt Schwartz, Micron Technology (Chair) Sara Tehranipoor, Santa Clara University (Co-Chair) Cindy Yang Yi, Virginia Tech (Co-Chair) Ali Iranmanesh, International Society for Quality Electronic Design (Co-Chair)

TECHNICAL PROGRAM COMMITTEES

(continued)

Hardware and System Security (HSS)

Nima Karimian, San Jose State University (Chair) Anupam Chattopadhyay, Nanyang Technological University (Co-Chair)

Committee Members: Shivam Bhasin - Temasek Laboratories, Nanyang Technological University Hari Cherupalli - Synopsys Alvaro Cintas Canto - Marymount University Jia Di - University of Arkansas Chenglu Jin - CWI Amsterdam Jan Moritz Joseph - RWTH Aachen University Everton Matos - Technology Innovation Institute Farhad Merchant - RWTH Aachen University Debdeep Mukhopadhyay - Indian Institute of Technology Kharagpur Seetharam Narasimhan - Nvidia Corp Francesco Regazzoni - University of Amsterdam and ALaRI - USI Hassan Salmani - Howard University fareena sagib - University of North Carolina at Charlotte **Ioannis Savidis - Drexel University** Hossein Savadi - California State University, Long Beach Dominik Sisejkovic - RWTH Aachen University **Benjamin Tan - University of Calgary** Jiliang Zhang - Hunan University

Emerging Device and Process Technologies and Applications (EDPT)

Rasit Onur Topaloglu, IBM (Chair) Vita Pi-Ho Hu, National Taiwan University (Co-Chair) Volkan Kursun, Norwegian University of Science and Technology (Co-Chair)

> **Committee Members:** Shaahin Angizi - New Jersey Institute of Technology Ahmedullah Aziz - University of Tennessee, Knoxville Arijit Banerjee - Advanced Micro Devices **Rajan Beera - Pall Corporation** Haitao Cai - University of Pennsylvania Sumeet Gupta - Purdue University Nikos Konofaos - Aristotle University of Thessaloniki Chun-Yu Lin - National Taiwan Normal University Mehran Mozaffari Kermani - University of South Florida Mahdi Nikdast - Colorado State University Chenyun Pan - University of Texas at Arlington **Kun Qian - GLOBALFOUNDRIES** Arman Roohi - University of Nebraska - Lincoln Jinhui Wang - University of South Alabama Lan Wei - University of Waterloo Mustafa Berke Yelten - Istanbul Technical University Masoud Zabihi - University of Minnesota

GENERAL INFORMATION

GENERAL INFORMATION ISOED'22

April 6-7, 2022 Virtual Event Pacific Daylight Time (PDT)

AWARDS & RECOGNITIONS

Wednesday April 6, 9:00 AM - 9:20 AM Track A

Best Paper Awards

Recipients of the ISQED'22 Best Paper Awards will be recognized in this segment of the program. The best papers are shown in Page 2 of this document.

Keynotes

Wednesday, April 6, 9:20 AM - 9:55 AM Track A

Guaranteeing Accuracy with Machine Learning

Jeff Dyck Senior Director of Engineering Siemens EDA

• • • • • • • • • • • • • •

Thursday April 7, 9:00 AM - 9:35 AM Track A

Superconductive Quantum Circuits for Energy Efficient Cloud Computing

Prof. Eby G. Friedman University of Rochester

•••••

Panel Discussion

Wednesday, April 6, 2:35 PM - 4:05 PM **Track A**

VLSI Technology in Health Care - Externally Worn Devices to monitor, store and transmit

Healthy life is the most important all of us. Due to COVID pandemic, we certainly realized this importance and started taking our health more seriously how to monitor and control our health conditions in the ordinary daily life. One important factors, now adays, is not going to the clinics or hospitals, the monitoring and the self-diagnosing at the personal wearable devices remotely. In this panel session, the bi-osensing experts in the healthcare filed get together and will discuss about the current health sensing/ monitoring technology and their business situation with focus on bio-sensing device on VLSI technologies, like what bio-sensing devices are available, how to combine with Si-base VLSI technologies, what is a gap what we're seeing now and how modern circuitry in biomedical devices is changing and where are we headed for the future.

Panelists:

Shintaro Izumi - Kobe University Arindam Sanyal - Arizona State University Aveek Sarkar - Synopsys Ali Kabiri - Rockley Photonics

> Moderator: Alodeep Sanyal - LifePlus

<u>Chairs:</u> Shigeki Tomishima - Intel Corporation (Chair) Siddha Ganju - Nvidia (Co-Chair)

GENERAL INFORMATION

Embedded Tutorials

Chair & Moderators:

José Pineda de Gyvez - NXP Semiconductors (Chair) Yu Pu - Alibaba (Co-Chair)

Track A

<u>Tutorial 1</u>

Wednesday, April 6, 11:35 AM - 12:35 PM

Neuromorphic processing at the sensor edge: Engineering tiny brain

Amir Zjajo Innatera Nanosystems

•••••

<u>Tutorial 2</u>

Thursday April 7, 1:05 PM - 2:05 PM

Analog, Mixed Signal and Power Integrated Circuits (ICs) - Automotive Applications and Testing Methodology for Quality

Sri Navaneeth Easwaran

Texas Instruments Inc, Dallas, TX, USA

•••••

TECHNICAL SESSIONS

There are a total of 20 paper sessions held on Wednesday to Friday. Technical sessions are held in the format of four parallel virtual tracks **A**, **B**, **C**, and **D**.

PROGRAM AT A GLANCE

WEDNESDAY APRIL 6

Please note all shown times are Pacific Daylight Time (PDT)

9:00am–9:55am	Plenary Session 1:					
9:00am–9:20am	Introduction, Awards, and Recognitions Best Paper Awards					
9:20am–9:55am 	Keynote: Guaranteeing Accuracy with Machine Learning Jeff Dyck - Senior Director of Engineering, Siemens EDA					
9:55am-10:05am	Break					
	Session 1A	Session 1B	Session 1C	Session 1D		
10:05am–11:25am	Efficient Deep Learning System Design	Modeling and Simulation Methodologies in Electronic Designs	Testing and Formal Verification of Circuits	Recent Advances in Hardware-Assisted Security		
11:25am-11:35am	Break					
	Embedded Tutorial 1					
11:35am-12:35pm	Neuromorphic processing at the sensor edge: Engineering tiny brain <u>Presenter:</u> Dr. Amir Zjajo - Chief Scientist and co-founder at Innatera Nanosystems					
12:35pm-12:45pm	Break					
	Session 2A	Session 2B	Session 2C	Session 2D		
12:45pm-2:25pm	Design & Automation for Low-power Real- time System	Estimation and Optimization Methodologies in VLSI Designs	Novel AI Computing Architecture	Smart sensing in Internet of Things (loT)		
2:30pm-2:35pm	Break					
	Panel Discussion					
2:35pm-4:05pm	VLSI Technology in Health Care - Externally Worn Devices to monitor, store and transmit <u>Panelists:</u> Shintaro Izumi, Arindam Sanyal, Aveek Sarkar, Ali Kabiri					

THURSDAY APRIL 7

Please note all shown times are Pacific Daylight Time (PDT)

8:50am–9:35am	Plenary Session 2:					
8:50am-9:00am	Welcome					
9:00am-9:35am	Keynote: Superconductive Quantum Circuits for Energy Efficient Cloud Computing Prof. Eby G. Friedman - <i>University of Rochester</i>					
9:35am-9:45am	Break					
	Session PW1	Session PW2	Session 3DIC	Session 3SS		
9:45am-11:05am	Poster & WIP Session 1	Poster & WIP Session 2	Approximate Computing & Monolithic 3D ICs	Intelligent Internet of Battery-less Things		
11:05am-11:15am	Break					
	Session 3A	Session 3B	Session 3C	Session 3D		
11:15am-12:55pm	Acceleration and Efficiency of Computation and Storage	Al Accelerator Hardware Design	Keep the Chip Secrets Safe: Side-channel Attacks and Defenses	Advanced 2.5D and 3D Heterogeneous Integration for State-of- the-Art Computing		
12:55pm-1:05pm	Break					
1:05pm-2:05pm	Embedded Tutorial 2 Analog, Mixed Signal and Power Integrated Circuits (ICs) for automotive applications and testing methodology for quality <u>Presenter:</u> Dr. Navaneeth Easwaran - Texas Instruments Dr. Robert Weigel - University of Erlangen-Nuremberg, Erlangen, Germany					
2:05pm-2:15pm	Break					
	Session 4A	Session 4B	Session 4C	Session 4D		
2:15pm-3:55pm	Machine Learning Systems towards Practical Applications	Physical Implementation Considerations in VLSI Designs	Physical Attacks on PUFs and Secure Hardware Design	Approximate Computing: From Circuit Design to System Integration		

Wednesday April 6 9:20 AM - 9:55 AM Track A

Guaranteeing Accuracy with Machine Learning



Jeff Dyck Senior Director of Engineering, Siemens EDA

Machine learning methods are effective at cutting down verification runtimes and increasing coverage - it is common to see 2X-1000X improvements in these areas. In practice, these speedups are often too good to be true, as they come with questionable accuracy, where they can give incorrect answers without being able to tell. These fast, but inaccurate verification methods are not suitable for verifying engineering designs, and end up being no more than cool demos, with no practical application. This talk reviews a suite of proven techniques used in Solido's verification tools for meeting specific accuracy criteria and proving that the answer is correct, while still delivering big machine learning speedups.

About Jeff Dyck

Jeff Dyck is Senior Director of Engineering at Siemens EDA, responsible for R&D for three software product lines in the integrated circuit verification solutions (ICVS) division. Prior to joining Siemens, Jeff was VP of Engineering at Solido Design Automation, where he led Solido's R&D teams, managed Solido's product lines, and co-invented Solido's machine learning technologies. Solido was acquired by Siemens in 2017. Jeff is now working on evolving the active learning technology in Solido's products, as well as developing new disruptively differentiated tools within the Siemens EDA analog mixed signal product line. <u>Thursday April 7</u> 9:00 AM - 9:35 AM Track A

Superconductive Quantum Circuits for Energy Efficient Cloud Computing



Prof. Eby G. Friedman University of Rochester

The scaling of semiconductor CMOS technology is now approaching fundamental physical limitations, encouraging the development of novel beyond-CMOS emerging technologies to supplement existing electronic systems. One rapidly growing application area for these beyond-CMOS circuits is energy efficient, large scale stationary computing – data centers and supercomputers. A particularly appropriate technology for this important application is superconductive electronics; in particular, single flux quantum (SFQ) circuits - the most widely adopted superconductive digital logic family. This technology exhibits speeds in the tens to hundreds of gigahertz while dissipating 100 to 1000X less power than CMOS. The fabrication capabilities of modern superconductive foundries currently approach a million logic gates per integrated circuit. Algorithms and methodologies aware of the issues posed by the large scale integration of SFQ circuits are topics of great currency. In this lecture, superconductive electronic circuits are introduced, and issues and solutions to enable the large scale integration of sub-terahertz digital systems are presented. Particular emphasis is placed on the many challenges faced by modern superconductive logic circuits and large scale digital systems. Among these issues are compact and efficient cryogenic memory, synchronization of sub-terahertz digital systems, interconnect routing, energy efficient current bias networks, and design for testability. Single flux quantum circuits are capable of transforming large scale computing systems - an increasingly important application due to the movement of data storage and processing onto remote cloud servers. Models, circuits, algorithms, and design methodologies to enable the development of next generation, large scale SFQ systems are the primary topics of this presentation.

About Eby G. Friedman

Eby G. Friedman received the B.S. degree in electrical engineering from Lafayette College and the M.S. and Ph.D. degrees in electrical engineering from the University of California at Irvine. He was with Hughes Aircraft Company from 1979 to 1991, rising to Manager of the Signal Processing Design and Test Department, where he was responsible for the design and test of high performance digital and analog ICs. He has been with the Department of Electrical and Computer Engineering, University of Rochester since 1991, where he is a Distinguished Professor and the Director of the High Performance VLSI/IC Design and Analysis Laboratory. He is also a Visiting Professor with the Technion — Israel Institute of Technology. He has authored almost 600 papers and book chapters, 24 patents, and authored or edited 19 books in the fields of high speed and low power CMOS design techniques, 3-D design methodologies, high speed interests include high performance synchronous digital and mixed-signal circuit design and analysis with application to high speed portable processors, low power wireless communications, and server farms. Dr. Friedman is a recipient of the IEEE Circuits and Systems Mac Van Valkenburg Award, the IEEE Circuits and Systems Charles A. Desoer Technical Achievement Award, the University of Rochester Graduate Teaching Award, and the College of Engineering Teaching Excellence Award. He was the Editor-in-Chief and Chair of the steering committee of the IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Editor-in-Chief of the Microelectronics Journal, Regional Editor of the Journal of Circuits, Systems and Computers, an editorial board member of numerous journals, and a program and technical chair of several IEEE conferences. He is an IEEE Fellow, Senior Fulbright Fellow, National Sun Yat-sen University Honorary Chair Professor, and an inaugural member of the UC Irvine Engineering Hall of Fame.

Panel Discussion

Wednesday April 6

2:35 PM-4:05 PM Track A

VLSI Technology in Health Care - Externally Worn Devices to Monitor, Store and Transmit

Panel Committee: Shigeki Tomishima - Intel Corporation (Chair) Siddha Ganju - Nvidia (Co-Chair)

Summary:

Healthy life is the most important all of us. Due to COVID pandemic, we certainly realized this importance and started taking our health more seriously how to monitor and control our health conditions in the ordinary daily life. One important factors, now adays, is not going to the clinics or hospitals, the monitoring and the self-diagnosing at the personal wearable devices remotely. In this panel session, the biosensing experts in the healthcare filed get together and will discuss about the current health sensing/monitoring technology and their business situation with focus on biosensing device on VLSI technologies, like what bio-sensing devices are available, how to combine with Si-base VLSI technologies, what is a gap what we're seeing now and how modern circuitry in biomedical devices is changing and where are we headed for the future.

Panelists:

Shintaro Izumi - Kobe University Arindam Sanyal - Arizona State University Aveek Sarkar - Synopsys Ali Kabiri - Rockley Photonics

> Modedrator: Alodeep Sanyal - LifePlus

Embedded Tutorial 1

Wednesday April 6

11:35 AM - 12:35 PM Track A

Neuromorphic Processing at the Sensor Edge: Engineering Tiny Brain



Amir Zjajo Innatera Nanosystems

Summary:

Brain-inspired, neuromorphic spiking neural network emulators form distributed, parallel, and event-driven system offering signal transmission energy-efficiency, and intelligence or inference capabilities to resource-constrained devices. Computational elements of the reconfigurable neuromorphic networks, typically, only partially include dendritic, and subsequently, synaptic properties. However, increased experimental evidence indicates the existence of a large diversity of dendritic channels, which modify synaptic response by amplification, regulation, the dendritic structure scaling, etc. We abstract the fundamental dendritic functions by extracting the underlying dynamics governed by bio-chemical processes; this increase in dimensionality allows more states and transitions (and time constants), offering more flexibility in the implementation of plastic and metaplastic interactions, i.e. providing mechanism to realize and maintain robust neural computation, in addition to enhancing specifics of the sensory signal processing, e.g. accentuate changes in stimulus parameters, prevent spiking frequency saturation, tune frequency responses to specific stimulus features. In this tutorial, we address several important questions such as i) how dow leverage all the advantages of dendritic bio-chemical signal processing at different levels of time-granularity or hierarchy, and ii) how the main principles of a tiny-brain translate to competitive (sub-pJ level synaptic operation) neuromorphic hardware platforms, and software/hardware co-alignment in terms of distributed processing, technological variability, and neural network definitions and mapping. Enabling such paradigms and concepts open in-roads towards several high-potential use-cases geared specifically towards processing incoming data in an always-on, event-driven fashion facilitating truly smart-sensing and energyoptimized sensor systems.

About Amir Zjajo

Amir Zjajo is co-founder of Innatera Nanosystems B.V., and serves as its Chief Scientist. Prior to that, he was a member of research staff in the Mixed Signal Circuits and Systems Group at Philips Research Laboratories between 2000 and 2006, and subsequently, with Corporate Research at NXP Semiconductors until 2009. He joined the Delft University of Technology the same year, and was responsible for leading research into intelligent systems within a range of EU-funded research projects. Dr. Zjajo has authored 3 books, and published more than 90 papers in referenced journals and conference proceedings in the areas of mixed-signal VLSI design, and neuromorphic circuits and systems. He received the M.Sc. and DIC degrees from the Imperial College London, London, U.K., in 2000, and the PhD. degree from Eindhoven University of Technology, Eindhoven, The Netherlands in 2010, all in electrical engineering. His research interests include energy-efficient circuit and system design for on-chip machine learning and inference, and bionic electronic circuits for autonomous cognitive systems. Dr. Zjajo won best/excellence paper award at BioDevices'15 and LifeTech'19. He is a senior member of IEEE.

<u>Thursday April 7</u> 1:05 PM - 2:05 PM Track A

Analog, Mixed Signal and Power Integrated Circuits (ICs) - Automotive Applications and Testing Methodology for Quality



Sri Navaneeth Easwaran Texas Instruments Inc, Dallas, TX, USA

Summary:

Power transistors form the main component of automotive Integrated Circuits (ICs) and they handle several amperes of current (>2A). State of the Art is to integrate several power MOSFETs along with their gate drivers (including charge pumps or boost converters that supply the gate drivers) whose operating voltage range is from 5V to 60V. Reliability of these integrated gate drivers and power transistors is a key factor to meet the high-quality demands of the automotive applications. In this tutorial, challenges related to the design and reliability of circuits like LDOs, High Side (HS) drivers, Low Side (LS) drivers and configurable HS/ LS drivers are discussed along with information related to floating nodes, aging and reliability related concerns like NBTI/PBTI, HCI etc. and proven design techniques to simulate and mitigate these challenges. These gate drivers have to be thoroughly designed for robustness w.r.to. Electrical and Thermal Safe Operating Area (SOA) and its test methodology by shorting the outputs to ground and battery will be discussed. In this tutorial, Design FMEA (Failure Mode Effect Analysis) based analysis to mitigate risks at design and system level along with test concepts towards very low dppm (defective parts per million) will be discussed. This tutorial will be valuable for the design, product and test engineers developing ICs for automotive and industrial applications

About Sri Navaneeth Easwaran

Dr. –Ing. Sri Navaneeth Easwaran, Senior Member IEEE, received his Bachelor's (1998, Bharathidasan University), Master's (2006, University Twente) degrees in Electrical Engineering and Dr. –Ing. degree from University of Erlangen-Nuremberg in 2017. He worked at SPIC Electronics, STMicroelectronics, Philips Semiconductors between 1998 and 2006. From 2006 he is with Texas Instruments (TI) where he was the design lead of airbag squib driver ICs. and System Basis Chips. He is an IET Fellow (Feb 2021), TI Senior Member Technical Staff, has 20+ granted patents and 14 publications. He has offered tutorials on automotive ICs at IEEE Conferences. Since Dec 2020, he is offering iDLP (Industrial Distinguished Lecturer Program) CASS seminars on smart automotive circuits.

SESSION 1A

Wednesday April 6

Efficient Deep Learning System Design

Chair: **Cong Hao**, Georgia Institute of Technology Co-Chair: **Bo Yuan**, Rutgers University

10:05AM

1A.1

Hybrid Learning for Orchestrating Deep Learning Inference in Multi-user Edge-cloud Networks

93 Network

Sina Shahhosseini¹, Tianyi Hu¹, Dongjoo Seo¹, Anil Kanduri², Bryan Donyanavard³, Amir M. Rahmani¹, Nikil Dutt⁴

¹University of California, Irvine, ²University of Turku, ³San Diego State University, ⁴UC Irvine

10:25AM

1A.2

56 X-NVDLA: Runtime Accuracy Configurable NVDLA based on Employing Voltage Overscaling Approach

Hassan Afzali-Kusha and Massoud Pedram USC

10:45AM

1A.3

76 Analysis of the Effect of Off-chip Memory Access on the Performance of an NPU System

Keonjoo Lee, Donghyun Kang, Duseok Kang, Soonhoi Ha Seoul National University

11:05AM

1A.4

143 Design and Challenges of Embedded AI on Front End Electronics for HEP Applications

Sandeep Miryala¹ and Srinivas Katkoori² ¹Brookhaven National Laboratory, ²University of South Florida

SESSION 1B

Wednesday April 6

Modeling and Simulation Methodologies in Electronic Designs

Chair: Srini Krishnamoorthy, Intel Corp. Co-Chair: Rui Zhang, Cadence

10:05AM

1B.1

2 Low-IR-Drop Test Pattern Regeneration Using A Fast Predictor

² Shi-Tang Liu¹, Jia-Xian Chen¹, Yu-Tsung Wu¹, Chao-Ho Hsieh¹, Ying-Shiun Li², Wen-Tze Chuang², Norman Chang², Chien-Mo Li¹
 ¹National Taiwan University, ²Ansys

10:25AM

1B.2

Simulation methodology for timing analysis and design optimization in digital

33 Superconducting Electronics

Sam Lo, Aaron Barker, Stephen Whiteley, Eric Mlinar, Jiajun Chen, Dehuang Wu, Kishore Singhal Synopsys

10:45AM

1B.3

Functional Level Abstraction and Simulation of Verilog-AMS Piecewise Linear

34 Models

SADIA AZAM¹, Nicola Dall'Ora², Enrico Fraccaroli³, Franco Fummi⁴ ¹University of Verona ,italy, ²University of Verona, ³Università degli Studi di Verona, ⁴Universita' di Verona

11:05AM

1B.4

45 Predicting Post Route Quality of Results Estimates for HLS Designs using Machine Learning

Pingakshya Goswami and Dinesh Bhatia University of Texas at Dallas

SESSION 1C

Wednesday April 6

Testing and Formal Verification of Circuits

Chair: **Deepashree Sengupta**, Synopsys Inc. Co-Chair: **Miroslav Velev**, Aries Design Automation

10:05AM

1C.1

Investigation on Realistic Stuck-on/off Defects to Complement IEEE P2427 Draft Standard

10 SADIA AZAM¹, Nicola Dall'Ora², Enrico Fraccaroli³, André Alberts⁴, Renaud Gillon⁵, Franco Fummi⁶

¹University of Verona ,italy, ²University of Verona, ³Università degli Studi di Verona, ⁴Sydelity B.V., Kruisem, Belgium, ⁵Sydelity B.V., Kruisem, Belgium, ⁶Universita' di Verona

10:25AM

1C.2

24 Formal Analysis of Integer Multipliers by building Binary Decision Diagram of Adder Trees

Jitendra Kumar¹, Asutosh Srivastava¹, Masahiro Fujita² ¹Jawaharlal Nehru University, ²University of Tokyo

10:45AM

1C.3

78 DEEQ: Data-driven End-to-End EQuivalence Checking of High-level Synthesis Mohammed Abderehman, Chandan Karfa, Rakesh Reddy Indian Institute Of Technology–Guwahati

11:05AM

1C.4

69 Transaction Level Stimulus Optimization in Functional Verification Using Machine Learning Predictors

Saumil Gogri, Aakash Tyagi, Mike Quinn, Jiang Hu Texas A&M University

SESSION 1D

Wednesday April 6

Recent Advances in Hardware-Assisted Security

Chair: Hossein Sayadi, California State University, Long Beach

```
10:05AM
```

1D.1

Accelerated Machine Learning for On-Device Hardware-Assisted Cybersecurity in Edge Platforms

Hosein Mohammadi Makrani¹, Zhangying He², Setareh Rafatirad¹, Hossein Sayadi² ¹University of California, Davis, ²California State University, Long Beach

10:25AM

1D.2

128 Does Aging Matter? The Curious Case of Fault Sensitivity Analysis

Mohammad Ebrahimabadi¹, Bijan Fadaeinia², Amir Moradi², Naghmeh Karimi¹ ¹University of Maryland Baltimore County, ²Ruhr University Bochum

10:45AM

1D.3

132 Challenges and Opportunities for Hardware-Assisted Security Improvements in the Field

Benjamin Tan University of Calgary

11:05AM

1D.4

Adaptive-Gravity: A Defense Against Adversarial Samples

Ali Mirzaeian¹, Zhi Tian¹, Sai Manoj P D¹, Banafsheh Saber Latibari², Ioannis Savidis³, Houman Homayoun², Avesta Sasan²
 ¹George Mason University, ²University of California, Davis, ³Drexel University

SESSION 2A

Wednesday April 6

Design & Automation for Low-power Real-time System

Chair: **Yu Bai**, California State University Fullerton Co-Chair: **Shiyan Hu**, University of Southampton

12:45PM

2A.1

An Efficient Error Estimation Technique for Pruning Approximate Data-Flow Graphs in Design Space Exploration

Marzieh Vaeztourshizi and Massoud Pedram USC

1:05PM

2A.2

- A Heterogeneous Solution to the All-pairs Shortest Path Problem using FPGAs
 - Mihnea Chirila¹, Paolo D'Alberto², Hsin-Yu Ting¹, Alexander Veidenbaum¹, Alexandru Nicolau¹

¹University of California, Irvine, ²Xilinx Inc.

1:25PM

2A.3

19 Integrated Power Delivery Methodology for 3D ICs Yousef Safari and Boris Vaisband McGill University

1:45PM

2A.4

7 FastMem: A Fast Architecture-aware Memory Layout Design

Alok Parmar¹, Kailash Prasad², Nanditha Rao¹, Joycee Mekie²
 ¹International Institute of Information Technology, Bangalore, ²Indian Institute of Technology, Gandhinagar

SESSION 2B

Wednesday April 6

Estimation and Optimization Methodologies in VLSI Designs

Chair: Siddhartha Nath, Nvidia Co-Chair: Emre Salman, Stony Brook University

12:45PM

2B.1

47 **Reinforcement-Learning-based Mixed-Signal IC Placement for Fogging Effect Control** *Mohammad Hajijafari, Mehrnaz Ahmadi, Zhenxin Zhao, Lihong Zhang* Memorial University of Newfoundland

1:05PM

2B.2

57 Routability-driven Global Routing with 3D Congestion Estimation Using a Customized Neural Network

Yuxuan Pan, Zhonghua Zhou, Andre Ivanov the University of British Columbia

1:25PM

2B.3

Model Auto Extraction for Gate-All-Around Silicon Nanowire MOSFETs Using A

Decomposition-Based Many-Objective Evolutionary Algorithm

Ya-Shu Yang¹ and Yiming Li²

¹National Yang Ming Chiao Tung University, ²National Chiao Tung University

1:45PM

2B.4

Building Post-layout Performance Model of Analog/RF Circuits by Fine-tuning Technique

70 Zhikai Wang¹, Wenfei Hu¹, Jingbo Zhou², Wenyuan Zhang³, Ruitao Wang⁴, Jian ZHang⁵, Dejing Dou⁶, Zuochang Ye⁵, Yan Wang⁷

¹School of Integrated Circuits, Tsinghua University, ²Baidu Research, Business Intelligence Lab, ³Beijing Institute of Technology, ⁴Shool of Integrated Circuits, Tsinghua University, ⁵School of Integrated Circuits, Tsinghua university, ⁶Big Data Lab, Baidu Research, ⁷School of Integrated Circuits, Tsinghua University

2:05PM

2B.5

79 **On Predicting Solution Quality of Maze Routing Using Convolutional Neural Network** *Kuei-Huan Chang¹, Hsin-Hung Pan¹, Ting-Chi Wang¹, Po-Yuan Chen², Chin-Fang Shen²* ¹National Tsing Hua University, ²Synopsys Taiwan Co., Ltd.

SESSION 2C

Wednesday April 6

Novel AI computing architecture

Chair: **Shaahin Angizi**, New Jersey Institute of Technology Co-Chair: **Arman Roohi**, University of Nebraska Lincoln

12:45PM

2C.1

25 Beta Oscillation Detector Design for Closed-Loop Deep Brain Stimulation of Parkinson's Disease with Memristive Spiking Neural Networks Zachary Kerman, Chunxiu Yu, Hongyu An

Michigan Technological University

1:05PM

2C.2

94 Memristor-based Deep Spiking Neural Network with a Computing-In-Memory Architecture

Fabiha Nowshin and Cindy Yang Yi Virginia Tech

1:25PM

2C.3

LogGen: A Parameterized Generator for Designing Floating-Point Logarithm Units for Deep Learning

Pragnesh Patel, Aman Arora, Earl Swartzlander, Lizy John University of Texas at Austin

1:45PM

2C.4

Cross-layer Designs against Non-ideal Effects in ReRAM-based Processing-in-

135 Memory System

*Chen Nie*¹, *Zongwu Wang*², *Qidong Tang*², *Chenyang Lv*², *Li Jiang*¹, *Zhezhi He*³ ¹Shanghai Jiao Tong University, ²Shanghai Jiaotong University, ³Department of Computer Science and Engineering, Shanghai Jiao Tong University

SESSION 2D

Wednesday April 6

Smart Sensing in Internet of Things (IoT)

Chair: **Prabha Sundaravadivel**, University of Texas at Tyler Co-Chair: **Shawana Tabassum**, University of Texas at Tyler

12:45PM

2D.1

123 An IoT-enabled Electronic Textile-based Flexible Body Sensor Network for Realtime Health Monitoring in Assisted Living during Pandemic Nafize Ishtiaque Hossain and Shawana Tabassum

The University of Texas at Tyler

1:05PM

2D.2

EasyBand2.0: A Framework with Context-Aware Recommendation Mechanism for Safety-Aware Mobility during Pandemic Outbreaks

124 Seema G. Aarella¹, Ajaya K. Tripathy², Saraju Mohanty³, Elias Kougianos⁴
 ¹Department of Computer Science, University of North Texas, USA., ²School of Computer Science, Gangadhar Meher University, India., ³University of North Texas, ⁴Department of Electrical Engineering, University of North Texas, USA.

1:25PM

2D.3

 i-lete: An IoT-based physical stress monitoring framework for athletes *Prosenjit Ghosh¹ and Prabha Sundaravadivel²* ¹The University of Texas at Tyler, ²University of Texas at Tyler

1:45PM

2D.4

An Automatic and Efficient BERT Pruning for Edge AI Systems

Shaoyi Huang¹, Ning Liu², Yueying Liang¹, Hongwu Peng¹, Hongjia Li², Dongkuan Xu³, Mimi Xie⁴, Caiwen Ding¹
 ¹University of Connecticut, ²Northeastern University, ³The Pennsylvania State

University, ⁴The University of Texas at San Antonio

SESSION PW1

Thursday April 7

Poster and WIP Session 1

Chair: Cindy Yang Yi, Virginia Tech

9:45AM

PW1.1

Lightweight Neural Network Architectures for Resource-Limited Devices April Reed¹, Xiaokun Yang¹, Shi Sha² ¹University of Houston Clear Lake, ²Wilkes University

9:50AM **PW1.2**

65 **Computation of Soft Error Rates Considering Test Pattern Sequences** Danushka Senarathna and Spyros Tragoudas Southern Illinois University Carbondale

9:55AM

PW1.3

22 Machine Learning Approach to Characteristic Fluctuation of Bulk FinFETs Induced by Random Interface Traps

Rajat Butola¹, Yiming Li², Sekhar Kola¹ ¹National Yang Ming Chiao Tung University, ²National Chiao Tung University

10:00AM

PW1.4

- A Unified Statistical Analysis of Comprehensive Fluctuations of Gate-All-Around Silicon Nanosheet MOSFETs Induced by RDF, ITF, and WKF Simultaneously
 - Sekhar Kola¹, Yiming Li², Chieh-Yang Chen¹, Min-Hui Chuang¹ ¹National Yang Ming Chiao Tung University, ²National Chiao Tung University

10:05AM

PW1.5

Hardware Trojans for Confidence Reduction and Misclassifications on Neural

8 Networks

Mahdieh Grailoo¹, Mairo Leier², Samuel Pagliarini² ¹Dpt. of Computer Systems, Tallinn University of Technology, Estonia, ²Tallinn University of Technology (TalTech)

10:10AM

PW1.6

Reusing Verification Assertions as Security Checkers for Hardware Trojan Detection

26 Mohammad Eslami¹, Tara Ghasempouri², Samuel Pagliarini³

¹Department of Computer Systems, Tallinn University of Technology, ²Department of Computer System, Tallinn University of Technology, Estonia, ³Tallinn University of Technology (TalTech)

10:15AM

PW1.7

HPAM: An 8-bit High-Performance Approximate Multiplier Design for Error Resilient Applications

90 Divy Pandey¹, Vishesh Mishra¹, Saurabh Singh¹, Sagar Satapathy², Babita Jajodia¹, Dip Sankar Banerjee²

¹Indian Institute of Information Technology Guwahati, ²Indian Institute of Technology Jodhpur

10:20AM

PW1.8

80 Hardware-aware 3D Model Workload Selection and Characterization for Graphics and ML Applications

Ruihao Li¹, Aman Arora¹, Sikan Li¹, Qinzhe Wu², Lizy John¹ ¹The University of Texas at Austin, ²University of Texas at Austin

SESSION PW2

Thursday April 7

Poster and WIP Session2

Chair: Sara Tehranipoor, Santa Clara University

9:45AM

PW2.1

40 **Pushing Low Power Limits on Multi-Core High Performance SoC** *Venkateswar Kowkutla, Siva Kothamasu, Kazunobu Shin, Chunhua Hu*

Texas Instruments Inc.

9:50AM

PW2.2

87 **Beyond Verilog: Evaluating Chisel versus High-level Synthesis with Tiny Designs** *Xiangdong Wei and Xinfei Guo* Shanghai Jiao Tong University

9:55AM

PW2.3

29 Quantum Technology for Comparator Circuit Hafiz Hasan Babu¹, Khandaker Mohi Uddin², Rownak Himel³, Nitish Biswas² ¹University of Dhaka, ²Dhaka International University, ³Dhaka International University

10:00AM

PW2.4

31 **Density Aware Cell Library Design for Design-Technology Co-Optimization** *Shinichi Nishizawa and Toru Nakura* Fukuoka University

10:05AM

PW2.5

21 Examining Vulnerability of HLS-designed Chaskey-12 Circuits to Power Side-Channel Attacks

Saya Inagaki¹, Mingyu Yang¹, Yang Li², Kazuo Sakiyama², Yuko Hara-Azumi¹ ¹Tokyo Institute of Technology, ²The University of Electro-Communications 10:10AM

PW2.6

27 Challenges of Securing Low-Power LoRaWAN Devices Deployed in Advanced Manufacturing

Mohammad Monjur, Joseph Heacock, Joshua Calzadillas, Rui Sun, Qiaoyan Yu University of New Hampshire

10:15AM

PW2.7

35 Sub-Space Modeling: An Enrollment Solution for XOR Arbiter PUF using Machine Learning

Amir Alipour¹, David Hély², Vincent Beroulle², Giorgio Di Natale³ ¹Universite Grenoble Alpes - LCIS, ²Grenoble INP LCIS, ³CNRS TIMA

10:20AM

PW2.8

An Offline Hardware Security Assessment Approach using Symbol Assertion and Code Shredding

50 Code Shredding

zahra kazemi¹, Amin Norollah², mahdi fazeli³, David hely³, Vincent Beroulle⁴ ¹PhD. Candidate, ²Computer Engineering Dept., IUST, ³Accosiate Proffessor, ⁴Proffessor

SESSION 3DIC

Thursday April 7

Approximate Computing & Monolithic 3D ICs

Chair: **Tobias Gemmeke**, RWTH Aachen University Co-Chair: **Ankur Guha Roy**, Broadcom

9:45AM
3DIC.1
EFCSA: An Efficient Carry Speculative Approximate Adder with Rectification
39 Saurabh Singh¹, Vishesh Mishra¹, Sagar Satapathy², Divy Pandey¹, Kaustav Goswami³, Dip Sankar Banerjee², Babita Jajodia¹
¹Indian Institute of Information Technology Guwahati, ²Indian Institute of Technology

Jodhpur, ³University of California Davis

10:05AM **3DIC.2**

61 **Thermal Modeling and Design Exploration for Monolithic 3D ICs** Baoli Peng¹, Vasilis Pavlidis², Yi-Chung Chen³, Yuanqing Cheng¹ ¹Beihang University, ²University of Manchester, ³Tennessee State University

10:25AM

3DIC.3

Discrete Steps towards Approximate Computing

148 Michael Gansen, Jie Lou, Florian Freye, Tobias Gemmeke, Farhad Merchant, Albert Zeyer, Mohammad Zeineldeen, Ralf Schlüter, Xin Fan RWTH Aachen University

SESSION 3SS

Thursday April 7

Intelligent Internet of Battery-less Things

Chair: Mimi Xie, University of Texas at San Antonio

9:45AM

3SS.1

An Intermittent OTA Approach to Update the DL Weights on Energy Harvesting Devices

136 Devices

Wei Wei¹, Sahidul Islam², Jishnu Banerjee², Jieren Deng³, Chen Pan⁴, Caiwen Ding³, Mimi Xie²

¹UTSA, ²The University of Texas at San Antonio, ³University of Connecticut, ⁴Texas A&M University-Corpus Christi

10:05AM

355.2

137 Aperiodic Tasks Scheduling of Energy Harvesting Embedded Systems Hongzhi Xu¹, Binlian Zhang¹, Chen Pan²

¹Jishou University, ²Texas A&M University-Corpus Christi

10:25AM

3SS.3

¹³⁸ Joint-optimization of Node placement and UAV's trajectory for Self-sustaining Air-Ground IoT system

Wen Zhang¹, Wenlu Wang¹, Mehdi Sookhak¹, Chen Pan² ¹Texas A&M University--Corpus Christi, ²Texas A&M University-Corpus Christi

10:45AM

3SS.4

Multilayered Triboelectric Energy Harvester as a Smart Floor Mat

 Fatma Özüdoğru¹, Sercan Koca¹, Seval Kınden¹, Shawana Tabassum²
 ¹Eskisehir Technical University, Dept. of Electrical and Electronics Engineering, Eskisehir, ²The University of Texas at Tyler, Dep. of Electrical Engineering, Tyler, Texas

SESSION 3A

Thursday April 7

Acceleration and Efficiency of Computation and Storage

Chair: Rasit Topaloglu, IBM

Co-Chair: Vita Pi-Ho Hu, National Taiwan University

11:15AM

3A.1

A Parallel SystemC Virtual Platform for Neuromorphic Architectures

Melvin Galicia¹, Farhad Merchant², Rainer Leupers¹ ¹RWTH Aachen University, ²Institute for Communication Technologies and Embedded Systems, RWTH Aachen University

11:35AM

3A.2

ReFACE: Efficient Design Methodology for Acceleration of Digital Filter

12 Implementations

Arman Roohi¹, Shaahin Angizi², Pooriya Navaeilavasani³, MohammadReza Taheri³ ¹University of Nebraska - Lincoln, ²New Jersey Institute of Technology, ³Independent Researcher

11:55AM

3A.3

In-storage Processing of I/O Intensive Applications on Computational Storage Drives

Ali HeydariGorji¹, Mahdi Torabzadehkashi², Siavash Rezaei³, hossein bobarshad⁴, Vladimir Alves³, Pai Chou⁵
 ¹University of California, Irvine, ²University of California, Irvine - NGD Systems, Inc, ³NGD Systems, Inc., ⁴NGDSystems, ⁵National Tsing Hua University

12:15PM

3A.4

129 Development of On-Wafer EUV Detector for In-Chamber Monitoring in Advanced CMOS Production

Ya-Chin King National Tsing-Hua University

SESSION 3B

Thursday April 7

AI Accelerator Hardware Design

Chair: Soheil Salehi, UC Davis

11:15AM

3B.1

110 **FPGA based Reservoir computing with optimized reservoir node architecture** *Chunxiao Lin, Yibin Liang, Yang (Cindy) Yi* Virginia Tech

11:35AM

3B.2

102 A High-Speed CNN Hardware Accelerator with Regular Pruning Yuan Song, Bi Wu, Tian Yuan, Weiqiang Liu Nanjing University of Aeronautics and Astronautics

11:55AM

3B.3

Low-Precision Quantization Techniques for Hardware-Implementation-Friendly BERT Models

 49 Xinpei Zhang¹, Yi Ding¹, Mingfei Yu¹, Shin-ichi O'uchi², Masahiro Fujita³
 ¹the University of Tokyo, ²AIST-UTokyo AI Chip Design Open Innovation Laboratory, ³the University of Tokyo, AIST-UTokyo AI Chip Design Open Innovation Laboratory

12:15PM

3B.4

112 Integrated Sensing and Computing using Energy-Efficient Magnetic Synapses Shaahin Angizi¹ and Arman Roohi² ¹New Jersey Institute of Technology, ²University of Nebraska - Lincoln

SESSION 3C

Thursday April 7

Keep the Chip Secrets Safe: Side-channel Attacks and Defenses

Chair: Nima Karimian, San Jose State University

11:15AM

3C.1

BIC: Blind Identification Countermeasure for Malicious Thermal Sensor Attacks in Mobile SoCs

15 Mostafa Abdelrehim¹, Ahmad Patooghy², Amin Malekmohammadi¹, Abdel-Hameed Badawy³

¹California State University at Bakersfield, ²North Carolina A&T State University, ³New Mexico State University

11:35AM

3C.2

41 Large-Scale Logic-Locking Attack via Simulation Ruben Purdy and R.D. (Shawn) Blanton Carnegie Mellon University

11:55AM

3C.3

68 **Stealthy Attack on Algorithmic-Protected DNNs via Smart Bit Flipping** *Behnam Ghavami, Seyd Movi, Zhenman Fang, Lesley Shannon* Simon Fraser University

12:15PM

3C.4

 88 Self-timed Sensors for Detecting Static Optical Side Channel Attacks Sourav Roy¹, Tasnuva Farheen¹, Shahin Tajik², Domenic Forte¹
 ¹University of Florida, ²Worcester Polytechnic Institute

91

12:35PM

3C.5

Corruption Exposes You: Statistical Key Recovery from Compound Logic Locking

ARSHDEEP KAUR¹, Sayandeep Saha², Chandan Karfa³, Debdeep Mukhopadhyay⁴ ¹Intel India Pvt. Ltd., ²IIT Kharagpur, ³IIT Guwahati, ⁴Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur

SESSION 3D

Thursday April 7

Advanced 2.5D and 3D Heterogeneous Integration for State-of-the-Art Computing

Chair: Srinivasan Gopal, Broadcom

11:15AM

3D.1

Design methodology for scalable 2.5D/3D heterogenous tiled chiplet systems

142 srivatsa rangachar srinivasa¹, Jainaveen Sundaram Priya², Dileep Kurian³, Erika Ramirez Lozano¹, Satish Yada¹, Saransh Chhabra¹, Kamakhya Prasad Sahu⁴, Paolo Aseron¹, Ronald Kalim¹, Tanay Karnik⁴, Anuradha Srinivasan⁴ ¹Intel Labs, ²Intel Corporation, ³Intel technologies, ⁴Intel

11:35AM

3D.2

119 NoC-enabled 3D Heterogeneous Manycore Systems for Big-Data Applications Biresh Kumar Joardar¹, Jana Doppa², Partha Pratim Pande², Krishnendu Chakrabarty¹ ¹Duke University, ²Washington State University

11:55AM

3D.3

118 Analysis of the Security Vulnerabilities of 2.5-D and 3-D Integrated Circuits Vaibhav Rao¹, Avesta Sasan², Ioannis Savidis¹
¹Drexel University, ²University of California, Davis

12:15PM

3D.4

SCIP to the Next Generation of Computing: Extending More than Moore with Silicon Photonics Chiplets in Package (SCIP)

Vivek Raghunathan, Karl Muth, Bapiraju Vinnakota, Prasad Venugopal, Rebecca Schaevitz, Manish Mehta Broadcom

SESSION 4A

Thursday April 7

Machine Learning Systems towards Practical Applications

Chair: **Bo Yuan**, Rutgers University Co-Chair: **Shiyan Hu**, University of Southampton

2:15PM

4A.1

117 An Audio Frequency Unfolding Framework for Ultra-Low Sampling Rate Sensors Zhihui Gao, Minxue Tang, Ang Li, Yiran Chen Duke University

2:35PM

4A.2

- BLCR: Towards Real-time DNN Execution with Block-based Reweighted Pruning
- Xiaolong Ma¹, Geng Yuan¹, Zhengang Li¹, Yifan Gong¹, Tianyun Zhang², Wei Niu³, Zheng Zhan¹, Pu Zhao¹, Ning Liu⁴, Jian Tang⁴, Xue Lin¹, Bin Ren³, Yanzhi Wang¹
 ¹Northeastern University, ²Cleveland State University, ³William & Mary, ⁴Midea Group

2:55PM

4A.3

113 **Double Deep Q-Learning Based Irrigation and Chemigation Control** *Jianfeng Song*¹, *Dana Porter*¹, *Jiang Hu*¹, *Thomas Marek*² ¹Texas A&M University, ²Texas A&M AgriLife Research and Extension

3:15PM

4A.4

111 Enery Consumption and Runtime Performance Optimizations Applied to Hyperspectral Imaging Cancer Detection Eduardo Juarez¹, Raquel Lazcano², Daniel Madroñal², Cesar Sanz¹

¹Universidad Politecnica de Madrid, ²Universitá degli Studi di Sassari

SESSION 4B

Thursday April 7

Physical Implementation Considerations in VLSI Designs

Chair: **Srinivas Katkoori**, University of South Florida Co-Chair: **Sheikh Ariful Islam**, University of Texas, Rio Grande Valley

2:15PM

4B.1

Path-Based Pre-Routing Timing Prediction for Modern Very Large-Scale Integration Designs

81 *Li-Wei Chen¹*

Li-Wei Chen¹, Yao-Nien Sui², Tai-Cheng Lee², I-Ching Tsai³, Tai-Wei Kung³, En-Cheng Liu³, Yun-Chih Chang³, Yih-Lang Li², Mango C.-T. Chao² ¹National Yng-Ming Chiao-Tung University, ²National Yang-Ming Chiao-Tung University, ³Realtek Semiconductor Corp

2:35PM

4B.2

89 **Multi-Objective Variation-Aware Sizing for Analog CNFET Circuits** *Zahra Heshmatpour, Lihong Zhang, Howard Heys*

Memorial University of Newfoundland

2:55PM

4B.3

Layout-based Vulnerability Analysis of LEON3 Processor to Single Event Multiple

Transients using Satisfiability Modulo Theories

Sowmith Nethula, Vivek Bansal, Ghaith Hamad, Otmane Ait Mohamed Concordia University 3:15PM

4B.4

Peak Prediction Using Multi Layer Perceptron(MLP) for Edge Computing ASICs Targeting Scientific Applications

101 Sandeep Miryala¹, Md Adnan Zaman², Sandeep Mittal¹, Yihui Ren¹, Grzegorz Deptuch¹, Gabriella Carini¹, Sioan Zohar¹, Shinjae Yoo¹, Jack Fried¹, Jin Huang¹, Srinivas Katkoori²
 ¹Brookhaven National Laboratory, ²University of South Florida

3:35PM

4B.5

106 Improving Pin Accessibility of Standard Cell Libraries in 7nm Technology Tsao-Hsuan Peng, Chih-Chun Hsu, Po-Chun Wang, Rung-Bin Lin Yuan Ze University

SESSION 4C

Thursday April 7

Physical Attacks on PUFs and Secure Hardware Design

Chair: Nima Karimian, San Jose State University

2:15PM

4C.1

126 Joint Optimization of NCL PUF Using Frequency-based Analysis and Evolutionary Algorithm

Rabin Yu Acharya and Domenic Forte University of Florida

2:35PM

4C.2

An Efficient Approach to Model Strong PUF with Multi-Layer Perceptron using Transfer Learning

Amir Alipour¹, David Hély², Vincent Beroulle², Giorgio Di Natale³ ¹Universite Grenoble Alpes - LCIS, ²Grenoble INP LCIS, ³CNRS TIMA

2:55PM

4C.3

109 A Lightweight Neighbor-Averaging Technique for Reducing Systematic Variations in Physically Unclonable Functions

Andres Martinez-Sanchez, Deva Borah, Wenjie Che New Mexico State University

3:15PM

4C.4

127 Characterization of mitigation schemes against timing-based side-channel attacks on PCIe hardware

Usman Ali, Salman Abdul Khaliq, Omer Khan University of Connecticut 3:35PM **4C.5**

125 **Strong PUF Security Metrics: Response Sensitivity to Small Challenge Perturbations** *Fynn Kappelhoff¹, Rasmus Rasche¹, Debdeep Mukhopadhyay², Ulrich Rührmair¹* ¹Ludwig-Maximilians Universität München, ²IIT Kharagpur, Kharagpu

SESSION 4D

Thursday April 7

Approximate Computing: From Circuit Design to System Integration

Chair: Iraklis Anagnostopoulos, Southern Illinois University Carbondale

2:15PM

4D.1

How much is too much error? Analyzing the impact of approximate multipliers on DNNs

Ourania Spantidi and Iraklis Anagnostopoulos Southern Illinois University Carbondale

2:35PM

4D.2

AxBy-ViT: Reconfigurable Approximate Computation Bypass for Vision

Transformers

Dongning Ma, Xue Qin, Xun Jiao Villanova University

2:55PM

4D.3

Approximate Decision Trees For Machine Learning Classification on Tiny Printed Circuits

122 Circuits

Konstantinos Balaskas¹, Georgios Zervakis², Kostas Siozios³, Mehdi Tahoori², Joerg Henkel⁴

¹Aristotle University of Thessaloniki, ²Karlsruhe Institute of Technology, ³Department of Physics, Aristotle University of Thessaloniki, ⁴KIT

3:15PM

4D.4

130 HW/SW Codesign for Approximate In-Memory Computing

Simon Thomann, Hong Nguyen, Hussam Amrouch University of Stuttgart 3:35PM

4D.5

131 On the Resiliency of an Analog Memristive Architecture against Adversarial Attacks Bijay Raj Paudel¹, Vasileios Pentsos², Spyros Tragoudas¹

¹Southern Illinois University Carbondale, ²Southen Illinois University Carbondale

CALL FOR PAPERS



24th International Symposium on

QUALITY ELECTRONIC DESIGN

March 2023. Santa Clara, CA



Paper Submission Deadline: Sept. 9, 2022 Acceptance Notifications: Dec. 5, 2022 Final Camera-Ready paper: Jan. 10, 2023

A pioneer and leading interdisciplinary electronic design and semiconductor conference ISQED accepts and promotes papers in following areas:

- IoT and Cyber-Physical systems
- Cognitive Computing in Hardware
- IP Design, quality, interoperability and reuse
- Advanced 3D ICs & 3D Packaging
- FPGA Architecture, Design, and CAD
- Robust & Power-conscious Circuits & Systems
- Advanced & 3D IC Packaging Technology

- * Hardware Security
- PCB and PWB Technology & Manufacturing
- Circuit & System Design
- EDA Methodologies, Tools, Flows
- Semiconductor & Nano Technology
- Test & Verification
- Design for Test

SQED papers have been published in IEEE Xplore and conference proceedings and indexed in Scopus and EI.



IC DESIGN & TEST RESOURCES & LOGISTICS

www.InnovoTek.com